Abstract-A method is introduced for model order reduction of large circuits extracted from layout. The algorithm, which is based on balanced realization, can be used for reducing the order of circuits before circuit-level simulation. In contrast to Padebased algorithms which match the reduced order system with original system in some given frequencies, balanced realization based model algorithms provide a nearly optimal matching over all frequencies. Hence the balanced realization method produces stable and more accurate results compared to the Pade-based algorithms for model reduction. In addition given an upper bound for error, it is possible to compute the minimum degree for the reduced order model a priori. A numerically efficient method for balanced truncation of large circuits using the Arnoldi algorithm is presented and experimental results are reported.
I. Introduction
As the minimum feature size in VLSI chips reaches 0.1 micrometers and the frequency reaches IGHz, the interconnections become the dominant determinants of performance.
Under these conditions, an accurate circuit simulation is needed to provide the performance characteristics of the circuit. Since the frequency is high, the interconnections should be modeled as distributed elements rather than lumped elements. Because of the circuit density and features of deep submicron process and interconnect technology, many parasitic resistors, capacitors and inductors should be considered. This causes the extracted circuit to have an extremely large number of linear elements. No computer program can perform simulation for such high dimensions in a reasonable amount of time. This creates the need for methods to change the given networks to simpler networks so that we can simulate them.
The first work in this area is AWE [l] , which is a method for approximating the transfer function with a reduced order method using the Pade approximation. There exist methods that enable AWE to handle large dimension [2] [3] [4] [5] . A disadvantage of these algorithms is that starting with the system equations, we cannot a priori predict the degree of the reduced system. The problem of model order reduction has been studied in control engineering [6] [7] [ 81 where effective methods have been developed. One such method is model reduction using balanced realization, which attempts to minimize the difference of the reduced order model with the original model over all frequencies.
In this method we are guaranteed to obtain a stable reduced-order system given a stable initial system. Furthermore, we can obtain a bound on the error over all frequencies and it can be shown that the solution is optimal. This method can be used for both singleinput, single-output systems and multi-input, multi-output systems. Silveira [9] used this method for modeling a transmission line. In this paper, we extend his work to model reduction of very large linear circuits. Also we use a provably more efficient technique for achieving the balanced realization. We introduce the state space form and the system norms in section 11. In section 111 we present balanced realization and model reduction using balanced realization. Section IV gives a fast numerical method for solving the required equations. Experimental results are given in section V.
State Space Form and System Norms
In this section we introduce the definitions and mathematical tools used in this paper. Using any circuit equation formulation method such as the modified nodal analysis, sparse tableau, etc., a lumped linear, time invariant system can be described by the following system of first order differential equations [IO] : Consider that we have a direct term D. Without loss of generality, we set this term to zero. After we reduce the order of the system we simply add the D term to the resultant system. The system, which has zero D term, is called a strictlyproper system.
To obtain a measure of how far two linear systems are from each other, we need a method to calculate the difference between the outputs of the systems for arbitrary input signals. First we define the I , norm of the vector signal z(t) as [I I]:
Consider that if we let p=2, the given norm is the Euclidean norm of the energy of the given vector. Based on the assumption we have on the input signals, different system norms can be defined as explained next. In terms of performance we see that Hm norm is the peak of the The H,norm also has several time domain performance transfer function "magnitude".
A. H, System Norm
interpretations. For example it can be shown that [l 11 :
From the norms introduced it is evident that for strictly proper systems, if we have a small JIG, (s) -G2(s)II, then the systems are almost identical and we can use G, (s) instead of G,(s)l .
B. Hankel Norm
We start by defining the Observibility and Controlibility Gramians [l 11 . The Controlibility Gramian is a measure of how much the input energy is coupled to the states. The Obsenibility Gramian is a measure of how the states and the output are coupled to each other. For the linear system given by (A, B, C, I)), the Controlibility Gramian is defined as: Now the Hankel singular values of a system are defined a:;:
Usually the (T 's are placed in a matrix as:
Hankel singular norm of a system is defined as:
The time domain performance interpretation of the Hankel norm
The Hankel norm may be interpreted as a kind of induced norm from past inputs to future outputs.
Model Reduction and Balanced Truncation
In this section the theory of model reduction based on balanced realization is reviewed and two important theorems about the order reduction of linear systems are presented. Consider a strictly The reduced order system has a degree of k and is written as:
x' = A,,? + B,; , 3 = C,X . Also the reduced order transfer function can be written as: 
Theorem 3 [I21 The relative error of reduced-order model is:
After computing the Hankel singular values of a matrix, we can find the proper degree for the reduced system and the error.
IV. Numerical Methods for Large Systems
Safonov and Chiang [7] have shown that a reduced system can be column of identity matrix, p = IlbIl2 , H , = lhv 1. 
End Algorithm
Saad Procedure uses the following approximation (with provable error bound): eUb 6 PVmetHmel where e, is the first
V. Experimental Results
Some examples for reduced circuits using balanced realization are given. First we consider RLC tree, which is a case frequently encountered in extracted VLSI circuits.
Fig (1) shows the circuit and the response of the circuit by Hspice and also shows the response by two reduced order systems.
It is clear that reduced system of order four is exactly identical to the real system (It is not distinguishable on the figure from the original response). The second order system has the same delay, but a large error at t = 0.
The next circuit is a RC tree network. It is clear that a reduced order system of order 2 is identical to the original system Fig (2) . The reduced order 1 system is almost the same but has a large error at time 0. Compared to AWE, the results are better, and in addition, in this method we have guaranteed stability, error bound, and the order of the reduced order system can be predicted ahead based on the error bound we need.
The next example is a multi output, single input system. Fig (3) shows the real response and also the approximated response. By examining the Hankel singular values (cf. 
VI. Conclusions
The method introduced for approximating the linear parts of a circuit has many advantages over the Pade based methods, which are commonly used for model order reduction. We can get better approximations to a circuit as well as many other beneficial features using balanced realization based method. This method results in very good second order approximation to any RC circuit. For the case of RLC circuits, depending on the number of capacitors and inductors, we usually obtain higher order approximations
